Revision 6 as of 5 Oct 2008, 05:08MainEdit Revision ← Compare with Previous Revision | Current RevisionMain | ||
Content | |||
| Line #1 | Line #1 | ||
| - | + | <center><a href="http://www.flickr.com/photos/22886197@N00/3014356923/" title="matrixpwm by Furan, on Flickr"><img src="http://farm4.static.flickr.com/3229/3014356923_8637ceafa5_o.jpg" width="912" height="684" alt="matrixpwm" /></a></center> | |
| - | <center>[[Image:firstlight.jpg]]</center> | + | |
| Reversing status: | Reversing status: | ||
| - | * Fixed FPGA pin shorts | + | * Fully reverse engineered! |
| - | * Soldered JTAG header for FPGA. There are 2 other headers, 1 for jtag to an atmel flash, the other for active serial to fpga configuration eeprom (why no jtag chain?) | + | |
| - | * Successfully able to configure via JTAG. | + | |
| - | * Began reversing pins. Incomplete list [here http://spreadsheets.google.com/ccc?key=p26-HrriekNKVu7q7BopaaQ&hl=en] | + | |
| - | * First light! | + | |
| Main features: | Main features: | ||